-
QuickMIPS - Programmable System-On-A-Chip (SoC)
All QuickMIPS devices include a 32-bit RISC processor and tightly coupled memory subsystem, I/O controllers, programmable logic and memory. On-chip PCI and Ethernet interfaces simplify the connection to a broad range of standard or emerging networking peripherals. The on-chip programmable logic performs two functions: implements certain elements of complex algorithms to increase overall system performance, and provides direct connectivity to non-standard/proprietary interfaces to enable the development of highly integrated embedded platforms.
-
Quicklogic Military FPGAs
The electronic content of defense systems is growing, and FPGAs are a playing an increasingly important role as a key component of military systems. QuickLogic is committed to serving the military market with a programmable logic solution that offers unique capabilities especially for our military customers. QuickLogic’s Military FPGAs offer the designer a high-performance, cost-effective and highly reliable programmable logic solution. QuickLogic’s ViaLink® antifuse technology offers significant advantages over SRAM FPGAs and gate arrays.
-
Quicklogic Eclipse™ II FPGA
The Eclipse II family of FPGAs exceeds the functionality previously addressed by Complex Programmable Logic Devices (CPLDs) and FPGA devices. With an architecture that features high performance logic, dedicated SRAM blocks, and a flexible clock architecture, Eclipse II offers FPGA, CPLD, and ASIC designers multiple solutions for applications that demand ultra-low power consumption, small form factor packaging, and high design security.
-
QuickLogic - PolarPro™ FPGA
The PolarPro FPGA technology was purposely architected to meet the interconnect and system logic requirements of power sensitive and portable applications. Through a new and innovative logic cell architecture, versatile embedded memory with built-in FIFO control logic and advanced clock management control units, the PolarPro architecture is synthesis friendly and logic mapping efficient, thus enabling cost effective and ultra-low power logic designs.
|
